Realization of High Performance Approximate Multipliers for FPGA Application
Objective
The proposed study aims to provide a 64-bit approximation multiplier with high throughput and low latency for cutting-edge DSP applications.
Abstract
It is possible to use a variety of computer arithmetic systems to carry out a complex multiplier. The efficiency of an FPGA-VLSI processor relies on how quickly its digital signal processing operations can be carried out. In order to achieve both high accuracy and speed, the authors of this work offer a concept for a 64-bit approximation multiplier technique that utilizes compressors and partial product multipliers. For artificial intelligence (AI) based FPGA-VLSI applications, approximate multipliers are among the fastest multipliers available. The suggested study reveals a 64-bit approximation to a 64-bit multiplicator. To implementation of the proposed 64-bit digital approximate multiplier, we are using the partial product or dadbased multiplication technique; in which the 64 bit multiplication process complete in the partial form. 64 bit split into the 32, 16, 8, 4 and 2 bit multiplication. The FPGA integrated circuit utilized for the simulation is a member of the virtex 7 family.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.
Block Diagram
Specifications
Software Requirements:
· Xilinx ISE Vivado
· HDL: Verilog
Minimum Hardware Requirements:
· Microsoft® Windows 7
· Intel® i3 or equivalent
· 4 GB RAM
· 100 MB of available disk space
Learning Outcomes
- Basics of Digital Electronics
- VLSI design Flow
- Introduction to Verilog Coding
- Different modeling styles in Verilog
o Data Flow modeling
o Structural modeling
o Behavioral modeling
o Mixed level modeling
- Introduction to Arithmetic circuits
- Knowledge on types of approximate adder circuits
- Different approximation techniques
- Knowledge on approximate FA adder designs
- Applications in real time
- Xilinx ISE 14.7/Xilinx Vivado for design and simulation
- Generation of Netlist
- Solution providing for real time problems
- Project Development Skills:
o Problem Analysis Skills
o Problem Solving Skills
o Logical Skills
o Designing Skills
o Testing Skills
o Debugging Skills
o Presentation Skills
o Thesis Writing Skills
Related Projects
Paper Publishing
Request Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
