LOW POWER DESIGN OF SPI AND I2C PROTOCOL IN VERILOG HDL

Project Code :TVMAFE582

Objective

The purpose of this paper is to provide a full description of a high-speed SPI Master/Slave implementation with clock gating technology.

Block Diagram

Demo Video

https://youtu.be/Rvuc7Kz0pgc?si=hTFSC4ehcBxncax4

Related Projects

DSP Core

TVMAFE586Architectural Exploration for Energy-Efficient LMS and NLMS Adaptive Filters VLSI DesignView Details

Communications

TVMAFE572Scalable Low-Cost Sorting Network with Weighted Bit-StreamsView Details
Related Topics
  • Arithmetic Core
  • Communications
  • DSP Core
  • FPGA
  • Core Memories
  • Low Power VLSI
  • Transistor Logic
  • Nano Technology
  • Xilinx ISE
  • FPGA
  • Cadence EDA
  • Xilinx Vivado
  • Matlab Interfacing

Quick Links

Specialization

Our services

Disclaimers

Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.

©2026 TAKEOFF EDU GROUP All Rights Reserved.

Design & developed by YMTSINDIA