High speed Dadda multiplier using 4:2 compressor

Project Code :TVMAFE624

Objective

The primary objective appears to be designing a high-speed Dadda multiplier circuit optimized for low power consumption and compact design

Abstract

Abstract— This paper presents a novel method for designing approximate multipliers using dual-stage 4:2 compressors. We explore two unique approximate compressors that enhance performance while streamlining the multiplication process. By incorporating these compressors into a 16 x 16 Dadda multiplier architecture, we achieve significant improvements in power efficiency and processing speed, with acceptable accuracy trade-offs. Extensive simulations confirm the effectiveness of our design, especially in resource-constrained environments. Our findings indicate that this innovative approach can boost computational efficiency across multiple fields. This work sets the stage for future research in approximate computing techniques.

Keywords— Area, Approximate computing, Compressor, Multimedia, Multiplier. 

NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.

Block Diagram

Specifications

Software Requirements:

VIVADO 2018.3

Hardware Requirements:

·         Microsoft® Windows XP

·         Intel® Pentium® 4 processor or Pentium 4 equivalent with SSE support

·         512 MB RAM

·         100 MB of available disk space

Learning Outcomes

  • Basics of Digital Electronics
  • VLSI design Flow
  • Applications in real time

·         VIVADO  for design and simulation

·         Solution providing for real time problems

·         Project Development Skills:

o   Problem Analysis Skills

o   Problem Solving Skills

o   Logical Skills

o   Designing Skills

o   Testing Skills

o   Debugging Skills

o   Presentation Skills

o   Thesis Writing Skills

Demo Video

https://youtu.be/Kph-y4elzDg?si=6nvn4oVCg97fBstO