A Comparative Study between FPGA and DSP for the Efficient Implementation of FIR Filters

Also Available Domains DSP Core

Project Code :TVMAFE693

Objective

The objective of this project is to perform a comparative study between FPGA and DSP platforms for the efficient implementation of FIR filters. It focuses on analyzing performance metrics such as speed, power consumption, area utilization, and computational efficiency on both platforms. FIR filters will be designed, implemented, and simulated on FPGA and DSP to evaluate their respective advantages and limitations. The study aims to identify the most suitable platform for different signal processing applications based on design requirements. The overall goal is to provide insights into optimizing FIR filter implementation for high-performance and low-power digital systems.

Abstract

Abstract:

In recent years, field-programmable gate arrays (FPGAs) have achieved a higher performance, higher number of gates, and lower power consumption. Therefore, potential applications of FPGAs have increased, including digital signal processing, which is traditionally performed using digital signal processors (DSPs). This study aims to reveal the advantages of using FPGAs for real-time digital signal processing systems over conventional DSPs. We implemented finite impulse response (FIR) filters with three different lengths to represent applications requiring different levels of filtering precision. These filters were implemented on a low-power Intel Cyclone 10 LP FPGA, large-scale Intel Stratix V GX FPGA, and Texas Instruments TMS320C6747 DSP.

NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.