VLSI Implementation of Fully Parallel and CSD FIR Filter Architecture
Also Available Domains Xilinx Vivado|Xilinx ISE
Objective
This paper proposes the VLSI implementation of Fully parallel and CSD FIR filter architecture. In this technique, the area and power optimization are achieved by the incorporation of Vedic multiplier and Koggestone adder instead of traditional multiplier and adder.
Abstract
This paper proposes the VLSI implementation of fully parallel and CSD FIR filter architecture. In this technique, the area and power optimization are achieved by the incorporation of Vedic multiplier and Koggstone adder instead of traditional multiplier and adder. Furthermore, a valid comparison of aforesaid architecture for 8-tap and 16-tap FIR filters is made in both linear and tree topology. Further, the proposed filter architecture is also analyzed in the presence of a pipeline mechanism.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.
Block Diagram
Specifications
Software Requirements:
· Tool: Xilinx ISE 14.7 /Xilinx Vivado2018.3
· HDL: Verilog
Hardware Requirements:
· Microsoft® Windows XP,
· Intel® Pentium® 4 processor or Pentium 4 equivalent with SSE support
· 512 MB RAM
· 100 MB of available disk space
Learning Outcomes
- Basics of Digital Electronics
- FPGA design Flow
- Introduction to Verilog Coding
- Different modeling styles in Verilog
o Data Flow modeling
o Structural modeling
o Behavioral modeling
o Mixed level modeling
- Concept of Distributed Arithmetic based Filter
- Importance of CSD FIR filter architecture
- Drawbacks of CSD based Filters
- Introduction to fully parallel and CSD FIR filter architecture
- Knowledge on filtering unit, explanation of CSD architecture, and incorporated Vedic multiplier and koggstone adder structures
- Applications of DA based filters in real time
- Scope of filters concept in today’s world
- Applications in real time
- Xilinx ISE 14.7/Xilinx Vivado2018.3 for design and simulation
- Generation of Netlist
- Solution providing for real time problems
- Project Development Skills:
o Problem Analysis Skills
o Problem Solving Skills
o Logical Skills
o Designing Skills
o Testing Skills
o Debugging Skills
o Presentation Skills
o Thesis Writing Skills
Paper Publishing
Request Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
