TROT: A Three-Edge Ring Oscillator Based True Random Number Generator with Time-to-Digital Conversion
Also Available Domains Xilinx Vivado|Xilinx ISE
Objective
The main aim of this paper is to generate the true random numbers through 3 edge ring oscillators to increase the hardware security as well as increase the randomness of the output.
Abstract
Our design uses a new technique with a time-to-digital converter to effectively acquire jitter accumulated independently by each edge. As a part of the security evaluation, we present the stochastic model of the TRNG’s digital noise source and estimate a lower bound of the min-entropy per random bit. Starting from the obtained entropy bound, we propose a procedure for selecting and implementing an area-efficient and throughput-optimal post processing function based on the best-known linear codes that will increase the output min-entropy rate. The proposed TRNG exquisitely balances low design effort and resource consumption with high throughput and a high min entropy rate, making it more suitable for randomness-demanding and resource-constrained platforms than the state-of-the-art.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.
Specifications
Specifications:
Software Requirements:
· Xilinx ISE/Xilinx Vivado Tool
· HDL: Verilog
Hardware Requirements:
· Microsoft® Windows XP,
· Intel® Pentium® 4 processor or Pentium 4 equivalent with SSE support
· 512 MB RAM
· 100 MB of available disk space
Learning Outcomes
Learning Outcomes:
- Basics of Digital Electronics
- FPGA design Flow
- Introduction to Verilog Coding
- Different modeling styles in Verilog
o Data Flow modeling
o Structural modeling
o Behavioral modeling
o Mixed level modeling
- Concept of TRNG
- Importance of TPG
- Drawbacks of existing methodologies
- Introduction to LFSR
- Knowledge on BIST
- Knowledge on various types of LFSR
- Applications of TRNG
- Scope of LFSR concept in today’s world
- Applications in real time
· Xilinx ISE 14.7/Xilinx Vivado for design and simulation
· Generation of Netlist
· Solution providing for real time problems
· Project Development Skills:
o Problem Analysis Skills
o Problem Solving Skills
o Logical Skills
o Designing Skills
o Testing Skills
o Debugging Skills
o Presentation Skills
Thesis Writing Skills
Related Projects
Paper Publishing
Request Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
Disclaimer - Takeoff Edu Group Projects, are not associated or affiliated with IEEE, in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, and not projects of or by IEEE.
