Simulation and synthesis of UART through FPGA Zedboard for IoT applications
Also Available Domains Communications|Xilinx ISE
Objective
UART- Universal Asynchronous Receiver Transmitter is a serial communication protocol. UART consists of two main modules; UART Transmitter and UART Receiver.
Abstract
UART- Universal Asynchronous Receiver Transmitter is a serial communication protocol. UART consists of two main modules; UART Transmitter and UART Receiver. The transmitter section of UART consists several blocks like an FSM, a pulse Generator, odd/even Parity Generator, and Shift Register. In the similar way UART receiver consists an Edge Detector, FSM, shift register, even/odd parity checker and a Baud Rate Generator. Since the baud rate generator of both transmitter and receiver is same, so the baud rate (baud clock) of transmitter and receiver is also same. The UART transmitter has a 11-bit data frame. First bit is 1 start bit (indicates start of transmission), followed by 8-bit data that carries the information, 1 parity bit that indicates the parity (I this project odd parity is considered) and 1 stop bit (end of transmission). The baud rate generated in the work is 4 Mbps with input system clock of 64MHz frequency.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.
Block Diagram
Specifications
Software & Hardware Requirements
· Model-sim
· Xilinx Vivado2018.3
· HDL: Verilog
Learning Outcomes
- Basics of Digital Electronics
- VLSI design Flow
- Introduction to Verilog Coding
- Different modeling styles in Verilog
o Data Flow modeling
o Structural modeling
o Behavioral modeling
o Mixed level modeling
- Introduction to Digital Communication
- About Protocols
- Knowledge on Synchronous/Asynchronous Communication
- Knowledge on Data Frame
- About Embedded/On-chip protocols
- About Parity logic
- Applications in real time
- Xilinx Vivado2018.3 for design and simulation
- Generation of Netlist
- Solution providing for real time problems
- Project Development Skills:
o Problem Analysis Skills
o Problem Solving Skills
o Logical Skills
o Designing Skills
o Testing Skills
o Debugging Skills
o Presentation Skills
o Thesis Writing Skills
Paper Publishing
Request Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
