Radiation-hardened 14t SRAM Bitcell with Speed and Power Optimized for Space Application

Also Available Domains Core Memories|Cadence EDA|Transistor Logic|Cadence EDA

Project Code :TVPGTO36

Objective

A new radiation-hardened 14-transistor SRAM bit cell with low power and optimized speed for space application is proposed in this paper.

Abstract

In this paper, a novel radiation-hardened 14-transistor SRAM bitcell with speed and power optimized [radiation-hardened with speed and power optimized (RSP)-14T] for space application is proposed. By circuit- and layout-level optimization design in a 65-nm CMOS technology, the 3-D TCAD mixed-mode simulation results show that the novel structure is provided with increased resilience to single-event upset as well as single-event-multiple-node upsets due to the charge sharing among OFF-transistors. Moreover, the HSPICE simulation results show that the write speed and power consumption of the proposed RSP-14T are improved by ~65% and ~50%, respectively, compared with those of the radiation hardened design (RHD)-12T memory cell.

NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.

Block Diagram

Demo Video

mail-banner
call-banner
contact-banner
Request Video