Power Efficient 4-bit Flash ADC using Cadence Virtuoso
Objective
This paper describes the study of sample and hold circuit, comparator and encoder in 4-bit Flash Analog to Digital Converter (ADC) to get a power efficient ADC.
Abstract
The interface between the crucial world analogue signal and therefore the digital signal processors is represented by analog-to-digital converters (ADCs), which are useful building blocks in various applications like a biomedical, data storage read channel, and an optical receiver. This work makes an effort to design a power-efficient 4-bit Flash Analogue to Digital Converter (ADC) for biomedical applications. Additionally, in order to create a 4-bit Flash Analogue to Digital Converter (ADC) that is power efficient, this paper discusses the study of the sample and hold circuit, comparator, and encoder. To lower power consumption, the typical comparator is substituted in this work with a sample and hold circuit instead of an R-2R ladder. The priority encoder is used as a replacement for the classic encoder and is simply replaced with a simple comparator. 0.18 m CMOS technology is used in its implementation. In most cases, the schematics and simulations are done using the CADENCE VIRTUOSO tools. The analogue input range at a certain frequency range is one of the outputs of the simulation.
Index Terms: Flash ADC, CADENCE VIRTUOSO, gpdk180, Resolution.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.
Block Diagram
Specifications
Software Requirements:
· Tool: Cadence Virtuoso
· Technology : 0.18um CMOS technology
Minimum Hardware Requirements:
· Microsoft Windows 7
· Intel i3 processor or equivalent
· 4GB RAM
· 100MB of available disk space
Learning Outcomes
LEARNING OUTCOMES:
- Basics of Digital Electronics.
- Introduction to Verilog Coding.
- Different modeling styles in Verilog.
o Data Flow modeling.
o Structural modeling.
o Behavioral modeling.
o Mixed level modeling.
· About approximation computing.
- Applications in real time.
· Xilinx Vivado 2018.3/Xilinx ISE 14.7 Suite for design and simulation.
· Generation of Netlist.
· Solution providing for real time problems.
· Project Development Skills:
o Problem Analysis Skills.
o Problem Solving Skills.
o Logical Skills.
o Designing Skills.
o Testing Skills.
o Debugging Skills.
o Presentation Skills.
o Thesis Writing Skills.
Paper Publishing
Request Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
