Performance and scalable hybrid memristor CMOS based full adder

Also Available Domains Low Power VLSI

Project Code :TVMABE313

Objective

High Performance – Improve computational speed and switching performance by using memristor’s fast switching and non-volatility. Low Power Consumption – Reduce static and dynamic power by minimizing transistor count and using memristors in low-power logic styles.

Abstract

Abstract— The emerging focus on memristors in digital computing is attributed to their nanoscale dimensions and seamless integration with MOSFET circuits. This development has spurred efforts to create hybrid memristor-CMOS circuits for constructing essential digital components. In this study, we introduce a novel design for a full adder based on hybrid memristor-CMOS technology (HMC-FA), focusing on reducing propagation delay, power consumption, power delay product (PDP), and component count (both memristors and transistors).

Keywords— Hybrid memristor-CMOS circuits; full adder; digital building blocks; VTEAM; MRL; power efficient

NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.

Block Diagram

Specifications

Software Requirements:

LT Spice

Hardware Requirements:

·         Microsoft® Windows XP

·         Intel® Pentium® 4 processor or Pentium 4 equivalent with SSE support

·         512 MB RAM

·         100 MB of available disk space

Learning Outcomes

Learning Outcomes:

  • Basics of Digital Electronics
  • VLSI design Flow
  • Applications in real time

·         LT Spice  for design and simulation

·         Solution providing for real time problems

·         Project Development Skills:

o   Problem Analysis Skills

o   Problem Solving Skills

o   Logical Skills

o   Designing Skills

o   Testing Skills

o   Debugging Skills

o   Presentation Skills

o   Thesis Writing Skills

Demo Video

https://youtu.be/5_e2EWgtjnk?si=r5ZO4HIt8G3_SmWg