Modified High Speed 32-bit Vedic Multiplier Design and Implementation
Also Available Domains Arithmetic Core|Xilinx Vivado
Project Code :TVMATO886
Objective
The proposed research work specifies the modified version of binary Vedic multiplier using Vedic sutras of ancient Vedic mathematics.
Related Topics
Paper Publishing
Request Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
