High-Speed Vedic Multiplier Implementation Using Memristive and Speculative Adders

Project Code :TVPGBE143

Objective

The main objective of this paper is to reduce the delay of Vedic multipliers by replacing RCA with IMPLY logic Memristive adder and Inexact speculative adders.

Demo Video

mail-banner
call-banner
contact-banner
Request Video
Related Topics
  • DSP Core
  • Communications and Crypto Core
  • Design for Testability
  • Arithmetic Core
  • Nano Technology
  • Nano Technology
  • Core Memories
  • Transistor Logic
  • Low Power VLSI
  • Cadence EDA
  • Xilinx Vivado
  • Xilinx ISE
  • Tanner EDA
  • FPGA
  • Matlab Interfacing

Quick Links

Specialization

Our services

Disclaimers

Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.

©2026 TAKEOFF EDU GROUP All Rights Reserved.

Design & developed by YMTSINDIA