FPGA Implementation of Scalable Microprogrammed FIR Filter Architectures using Wallace Tree and Vedic Multipliers
Also Available Domains DSP Core|Xilinx Vivado
Abstract
Field programmable gate array (FPGA) is
widely used for efficient hardware realization of digital signal processing (DSP)
circuits and systems. Finite impulse response (FIR) filter is
the core of any DSP and communication
systems. To improve the performance of FIR filter, an efficient multiplier is
required. Wallace tree and Vedic multipliers are used in this paper for the
implementation of sequential and
parallel micro programmed FIR filter architectures. The designs are realized
using Xilinx Virtex-5 FPGA. FPGA implementation results are presented and
analyzed. Based on the implementation
results, sequential FIR filter using Wallace tree multiplier/carry skip adder
combination proves to be more efficient as compared to other multiplier/adder
combinations.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.
Specifications
Hardware requirement
Processor - Pentium –III
Speed - 1.1 GHz
RAM - 1 GB (min)
Hard Disk - 40 GB
Floppy Drive - 1.44 MB
Key Board - Standard Windows Keyboard
Mouse - Two or Three Button Mouse
Monitor - SVGA
Software requirements
v Operating System :Windows95/98/2000/XP/Windows7
v Front End : Modelsim 6.3 for Debugging and Xilinx 14.3 for Synthesis and Hard Ware Implementation
v This software’s where Verilog source code can be used for design implementation.
Learning Outcomes
- Basics of Digital Electronics
- VLSI design Flow
- Introduction to Wallace tree and Vedic multiplier
- Writing Verilog code.
- Introduction to micro programmed FIR filter.
- Knowledge on FPGA implementation.
- Applications in real time
· Xilinx tool for writing code, synthesis and simulation
· Solution providing for real time problems
· Project Development Skills:
o Problem Analysis Skills
o Problem Solving Skills
o Logical Skills
o Designing Skills
o Testing Skills
o Debugging Skills
o Presentation Skills
o Thesis Writing Skills
Paper Publishing
Request Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
