EFFICIENT MULTIPLIERS DESIGN USING HYBRID ADDERS
Objective
In this paper, design of three different Array, Vedic and booth multipliers are presented, one by using ripple carry adder (RCA),carry select adder (CSLA) and ling adder’s logic for addition of partial product terms in partial product lines.
Abstract
In this paper, design of three different Array, Vedic and booth multipliers are presented, one by using ripple carry adder (RCA),carry select adder (CSLA) and ling adder’s logic for addition of partial product terms in partial product lines. The multipliers presented in this paper were all modeled using VERILOG HDL for 32-bit unsigned data. The comparison is done on the basis of three performance parameters i.e. Area, Speed and Power consumption. To design an efficient integrated circuit in terms of area, power and speed, has become a challenging task in modern VLSI design field. Previously in the literature, performance analysis was carried out between conventional multiplier designs.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.
Block Diagram
Specifications
Software Requirements:
· Xilinx Vivado2018.3 Tool/Xilinx ISE14.7 suite.
· HDL: Verilog.
Hardware Requirements:
· Microsoft® Windows XP.
· Intel® Pentium® 4 processor or Pentium 4 equivalent with SSE support.
· 512 MB RAM.
100 MB of available disk space.Learning Outcomes
- Basics of Digital Electronics.
- Concept of binary adders.
- Introduction to Verilog Coding.
- Different modeling styles in Verilog.
o Data Flow modeling.
o Structural modeling.
o Behavioral modeling.
o Mixed level modeling.
- Introduction to adder design.
- About signed digit addition.
- Knowledge on intermediate sum and carry generation.
- Knowledge on adders.
- About approximation computing.
- Applications in real time.
- Xilinx Vivado 2018.3 for design and simulation.
- Generation of Netlist.
- Solution providing for real time problems.
- Project Development Skills:
o Problem Analysis Skills.
o Problem Solving Skills.
o Logical Skills.
o Designing Skills.
o Testing Skills.
o Debugging Skills.
o Presentation Skills.
o Thesis Writing Skills.
Related Projects
Paper Publishing
Request Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
