Efficient Implementation for 3-Parallel Linear-Phase FIR Digital Odd Length Filters
Also Available Domains Xilinx Vivado
Abstract
In this paper, we propose 3-parallel finite impulse response (FIR) structures with the application of polyphase coefficient symmetry and fast FIR algorithms (FFAs). For symmetric convolution of odd length filter the proposed structures are beneficial in terms of the number of multipliers which can reduce the implementation complexity of the parallel FIR filters. Initially, 3-parallel traditional FIR structures are reconfigured in such a way that the polyphase coefficient symmetry of odd length FIR filters can be applied for the reduction of the half number of multipliers, thereafter, FFAs are used for lowering the parallel sub filter branches of a polyphase filter. On comparing the performance with existing similar structures the proposed FFA based structure is found superior in terms of reduced number of required multipliers.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.
Block Diagram
Specifications
Software Requirements:
· Xilinx ISE 14.7 Tool
· HDL: Verilog
Hardware Requirements:
· Microsoft® Windows XP,
· Intel® Pentium® 4 processor or Pentium 4 equivalent with SSE support
· 512 MB RAM
· 100 MB of available disk space
Learning Outcomes
- Basics of Digital Electronics
- FPGA design Flow
- Introduction to Verilog Coding
- Different modeling styles in Verilog
o Data Flow modeling
o Structural modeling
o Behavioral modeling
o Mixed level modeling
- Concept of Digital Filters
- Importance of Filters
- Drawbacks of existing methodologies
- Introduction to FIR Filters
- Knowledge on DSP
- Knowledge on various types of FILTERS
- Applications of FIR filters
- Scope of Filter concept in today’s world
- Applications in real time
· Xilinx ISE 14.7/Xilinx Vivado for design and simulation
· Generation of Netlist
· Solution providing for real time problems
· Project Development Skills:
o Problem Analysis Skills
o Problem Solving Skills
o Logical Skills
o Designing Skills
o Testing Skills
o Debugging Skills
o Presentation Skills
o Thesis Writing Skills
Paper Publishing
Request Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
