Efficient 16 Point FFT or IFFT Architecture for OFDM Based Wireless Broadband Communication
Also Available Domains DSP Core
Objective
The main aim of this project is to implement an efficient 16-points FFT/IFFT module is developed to build a large FFT/IFFT processor for OFDM based communication system.It reduces the multiplicative complexity and power consumption in FFT computation
Abstract
The Fast Fourier Transform (FFT) and its inverse transform IFFT processors are a key component in OFDM based wireless broadband communication systems. Hence, it is important to develop a low-power and high-performance FFT/IFFT processor to meet the requirement of low cost and real time in such communication systems. In this project, an efficient 16-points FFT/IFFT module is developed to build a large FFT/IFFT processor for OFDM based communication system. The 16-point FFT architecture consists of an optimized pipeline implementation based on Radix-2 butterfly Processor Element. This proposed architecture reduces the multiplicative complexity and power consumption compared to other efficient architectures. The simulation results show that this processor significantly achieves a better performance with less complex multiplications and lower resource usage.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.
Block Diagram
Specifications
Software Requirements:
- Xilinx ISE Tool
- HDL: Verilog
Hardware Requirements:
- Microsoft® Windows XP
- Intel® Pentium® 4 processor or Pentium 4 equivalent with SSE support
- 512 MB RAM
- 100 MB of available disk space
Learning Outcomes
- Basics of Digital Electronics
- FPGA design Flow
- Introduction to Verilog Coding.
- Different modeling styles in Verilog
- Data Flow modeling
- Structural modeling
- Behavioral modeling
- Mixed level modeling
- Different types of FFT
- DIT-FFT
- DIF-FFT
- About Butterfly Processing Element
- FFT implementations
- Multiplication operation
- Radix-2 & Radix-4 FFT architectures
- Applications in real time
- Xilinx ISE 14.7 for design and simulation
- Generation of Netlist
- Solution providing for real time problems
- Project Development Skills:
- Problem Analysis Skills
- Problem Solving Skills
- Logical Skills
- Designing Skills
- Testing Skills
- Debugging Skills
- Presentation Skills
- Thesis Writing Skills
Demo Video
Request for Video
Paper PublishingRequest Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
