Design of Three Stage Dynamic Comparator with Tail Transistor using 20nm FinFET Technology for ADCs
Also Available Domains Transistor Logic|Tanner EDA|H-Spice
Project Code :TVMATO1000
Objective
The proposed design of Modified three stage comparator by using the tail transistor has been implemented to achieve the lower leakage power consumption and reducing the short channel effects.
Related Topics
Paper Publishing
Request Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
