Design of RISC & MIPS Architecture
Also Available Domains Communications|Xilinx Vivado
Objective
The design of high-performance processors with very low power requirements is the primary goal of many contemporary and futuristic applications.
Abstract
Systems demand a high-performance low-power processor that can execute the instruction without draining much power form the battery. In the last four decades, processor performance has increased through CMOS scaling. But now it is coming to its end as CMOS technology is approaching physical limitations. The design of high-performance processors with very low power requirements is the primary goal of many contemporary and futuristic applications. This brief presents a novel processor micro-architecture that is capable of achieving these requirements. The micro-architecture is based on RISC-V Instruction Set Architecture (ISA) size.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.
Block Diagram
Specifications
Software Requirements
· Modelsim
· Xilinix ISE 14.7
Learning Outcomes
- Basics of Digital Electronics
- VLSI design Flow
- Introduction to Verilog Coding
- Different modeling styles in Verilog
o Data Flow modeling
o Structural modeling
o Behavioral modeling
o Mixed level modeling
- Introduction to processor design
- Knowledge on RISC and MIPS
- About approximation computation
- About error reduction
- About constant truncation
- Applications in real time
· Xilinx ISE 14.7/Xilinx Vivado for design and simulation
· Generation of Netlist
· Solution providing for real time problems
· Project Development Skills:
o Problem Analysis Skills
o Problem Solving Skills
o Logical Skills
o Designing Skills
o Testing Skills
o Debugging Skills
o Presentation Skills
o Thesis Writing Skills
Paper Publishing
Request Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
