Design of Low Power Adder and Multiplier Using Reversible Logic Gates
Objective
Reversible logic is a prominent technology in Quantum computing technology. The devices used by this technology operate at ultra high speed and consume very low power.
Abstract
In this project different reversible logic gates have been discussed and designed. Reversible logic is a predominant structure in Quantum computing technology. The device which uses this technology have many advantages such as they operate at ultra-high speed and also consume very less power. In the proposed work we have designed basic reversible logic gates which are implemented using hardware description language or Verilog HDL to be precise. The Wallace tree multiplier is implemented using basic half adder and full adder using verilog. GCD processor is also implemented using verilog. The reversible logic gates are designed and a 4bit reversible adder, irreversible adder along multiplier is designed. The proposed reversible 4x4 multiplier circuit can be generalized for NxN bit multiplication.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.
Block Diagram
Specifications
Specifications:
Software Requirements:
· Xilinx vivado2018.3 Tool
· HDL: Verilog
Hardware Requirements:
· Microsoft® Windows XP
· Intel® Pentium® 4 processor or Pentium 4 equivalent with SSE support
· 512 MB RAM
· 100 MB of available disk space
Learning Outcomes
Learning Outcomes:
- Basics of Digital Electronics
- VLSI design Flow
- Introduction to Verilog Coding
- Different modeling styles in Verilog
o Data Flow modeling
o Structural modeling
o Behavioral modeling
o Mixed level modeling
- Introduction to multiplier design
- About Wallace tree multiplication
- Knowledge on partial product generation and reduction
- Knowledge on adders, multipliers
- About approximation computing
- About Reversible logic
- Applications in real time
· Xilinx ISE 14.7/Xilinx Vivado2018.3 for design and simulation
· Generation of Netlist.
· Solution providing for real time problems
· Project Development Skills:
o Problem Analysis Skills
o Problem Solving Skills
o Logical Skills
o Designing Skills
o Testing Skills
o Debugging Skills
o Presentation Skills
o Thesis Writing Skills
Paper Publishing
Request Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
