Design of DRAM Sense Amplifier using 45nm Technology

Project Code :TVMABE239

Objective

In this proposed technique, we are utilising the DRAM sense amplifier along with the FSPA-VLSA (Foot Switch PMOS Access Voltage Latch Type Sense Amplifier).

Abstract

Power consumption is a critical consideration in the design of memory elements and digital systems within very large scale integration (VLSI) circuits. This study introduces a method for reducing power consumption in DRAM sense amplifiers, termed FSPA-VLSA (Foot Switch PMOS Access Voltage Latch Type Sense Amplifier). By implementing this technique within the open bit architecture of DRAM Cells during read operations, an approximate 81% reduction in overall power consumption has been achieved. Additionally, this proposed circuit offers advantages for low-power VLSI/ULSI design. The circuit has been successfully designed and implemented using Cadence Virtuoso tools at 45nm technology.

Keywords—Basic latch type sense amplifier, capacitor, DRAM Cell, FSPA-VLSA

NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.

Block Diagram

Specifications

Specifications:

Software Requirements:

· Tool: Cadence virtuoso

· Technology files: GPDK 45nm

Hardware Requirements:

· Microsoft® Windows XP

· Intel® Pentium® 4 processor or Pentium 4 equivalent with SSE support

· 512 MB RAM

· 100 MB of available disk space

Learning Outcomes

Learning Outcomes:

Introduction to Digital electronics
Importance of Transistors

MOS Fundamentals
NMOS/PMOS/CMOS Technologies
How to design circuits using Transistor logic?
Scope of DRAM in today’s world
Use of feedback signals.
Applications in Real time.
DRAM importance.

Solution providing for real time problems

Project Development Skills:

Problem Analysis Skills
Problem Solving Skills
Logical Skills
Designing Skills
Testing Skills
Debugging Skills
Presentation skills
Thesis Writing Skills

Demo Video

Request Video

Related Projects

Low Power VLSI

TVMABE226 Low Power Redundant Transition Free TSPC Dual Edge Triggering Flip Flop Using Single Transistor Clocked Buffer View Details

Front End Domains

Arithmetic Core
Communications
DSP Core
FPGA

Back End Domains

Core Memories
Low Power VLSI
Transistor Logic
Nano Technology

Tools

Xilinx ISE
FPGA
Cadence EDA
Xilinx Vivado

Others

Matlab Interfacing