DESIGN OF A 16 BIT MULTIPLIER USING RADIX-16 BOOTH ENCODER
Objective
In this approach of designing multiplier will affects the generation of partial products and optimize the design of multiplier operator making it in a power efficient optimized booth multiplier.
Abstract
In this project, a 16 bit booth multiplier was designed. Here for the implementation of the booth multiplier Radix – 16 booth encoding was considered. And later the generated partial production summation was done sequentially of each row of generated partial product. As we all aware of the fact that multipliers play a major role in various DSP blocks in VLSI. Such multiplier need to be designed efficiently. This approach of designing multiplier will affects the generation of partial products and optimize the design of multiplier operator making it in a power efficient optimized booth multiplier. Further we can enhance the design by approximating it to analyze the efficiency of the multiplier design. The effectiveness of the proposed method is synthesized and simulated using Xilinx Vivado.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.
Specifications
Specifications:
Software Requirements:
· Xilinx Vivado Tool
· HDL: Verilog
Hardware Requirements:
· Microsoft® Windows XP
· Intel® Pentium® 4 processor or Pentium 4 equivalent with SSE support
· 512 MB RAM
· 100 MB of available disk space
Learning Outcomes
Learning Outcomes:
- Basics of Digital Electronics
- VLSI design Flow
- Introduction to Verilog Coding
- Different modeling styles in Verilog
o Data Flow modeling
o Structural modeling
o Behavioral modeling
o Mixed level modeling
- Introduction to multiplier design
- About booth multiplication
- Knowledge on partial product generation and reduction
- Knowledge on adders, compressors
- About Radix encoder computing
- Applications in real time
· Xilinx ISE 14.7/Xilinx Vivado for design and simulation
· Generation of Netlist
· Solution providing for real time problems
· Project Development Skills:
o Problem Analysis Skills
o Problem Solving Skills
o Logical Skills
o Designing Skills
o Testing Skills
o Debugging Skills
o Presentation Skills
o Thesis Writing Skills
Paper Publishing
Request Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
