Also Available Domains DSP Core|Xilinx Vivado
The main aim of this paper is that the multiplier unit in Arithmetic and Logic Unit (ALU) and Multiplier and Accumulator (MAC) is implemented using Vedic Sutras reduce computation delay and improve the performance of the RISC design.
Software Requirements:
Hardware Requirements: