Design and Implementation of 8×8 High-Speed Vedic Multiplier using Parallel Prefix Adders such as Kogge-Stone, Brent-Kung, and Sklansky
Also Available Domains DSP Core
Objective
The objective of the “Design and Implementation of 8×8 High?Speed Vedic Multiplier using Parallel Prefix Adders such as Kogge?Stone, Brent?Kung, and Sklansky” is to develop an efficient 8×8 Vedic multiplier architecture that leverages parallel prefix adders (including Kogge?Stone, Brent?Kung, and Sklansky) in the partial product addition stages to significantly improve multiplication speed, reduce delay, and optimize hardware resource usage compared to conventional adder?based multipliers, making it suitable for high?performance digital systems.
Demo Video
Request for Video
Paper PublishingRequest Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
