Design And Analysis Of High-Performance 16-Bit Hybrid Adder Using Ksa & Hca Adder With Domino Logic

Also Available Domains Low Power VLSI

Project Code :TVMABE380

Objective

Design a 16-bit Hybrid Parallel-Prefix Adder • Combine Kogge-Stone Adder (KSA) and Han-Carlson Adder (HCA) to create a hybrid parallel-prefix adder. • Leverage the strengths of both: KSA for very low carry propagation delay, and HCA for reduced wiring complexity / area.

Abstract

High-speed and low-power addition is a critical operation in modern digital systems. This work presents a 16-bit hybrid adder combining Kogge-Stone Adder (KSA) for the most significant bits and Hybrid Carry Adder (HCA) for the least significant bits, implemented using Domino logic to enhance switching speed. The hybrid approach optimizes delay, power, and area trade-offs, providing fast carry propagation for high-order bits while reducing redundant logic in low-order bits. Simulation results demonstrate significant improvements in propagation delay and energy efficiency compared to conventional adder designs, making the architecture suitable for high-performance arithmetic units, digital signal processing, and low-power VLSI applications.

Index Terms: 16-bit hybrid adder, Kogge-Stone Adder (KSA), Hybrid Carry Adder (HCA), Domino logic, High-performance adder, Low-power VLSI.

NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.

Specifications

Software Requirements:

· Cadence tool

· Technology files: 45nm

Hardware Requirements:

· Microsoft® Windows XP

· Intel® Pentium® 4 processor or Pentium 4 equivalent with SSE support

· 512 MB RAM

· 100 MB of available disk space

Learning Outcomes

· Understand the working principles of Kogge-Stone Adder (KSA) and Hybrid Carry Adder (HCA).

· Learn how hybrid adder architectures improve speed, reduce power, and optimize area.

· Gain knowledge of Domino logic implementation for fast dynamic switching in adders.

· Understand the trade-offs between delay, power, and area in high-performance digital circuits.

· Apply concepts of high-speed, energy-efficient adder design in VLSI, DSP, and SoC applications.

cadence tool for design and simulation

Solution providing for real time problems

Project Development Skills:

Problem Analysis Skills
Problem Solving Skills
Logical Skills
Designing Skills
Testing Skills
Debugging Skills
Presentation skills
Thesis Writing Skills

Demo Video

Request Video

Related Projects

Low Power VLSI

TVMABE226 Low Power Redundant Transition Free TSPC Dual Edge Triggering Flip Flop Using Single Transistor Clocked Buffer View Details

Front End Domains

Arithmetic Core
Communications
DSP Core
FPGA

Back End Domains

Core Memories
Low Power VLSI
Transistor Logic
Nano Technology

Tools

Xilinx ISE
FPGA
Cadence EDA
Xilinx Vivado

Others

Matlab Interfacing