Also Available Domains Xilinx Vivado|Xilinx ISE
In this project, a multiple bit error correction design algorithm was proposed using cyclic redundancy check syndrome and by utilizing optimized look up table which can avoid few operations and can enhance the performance of the error correction design.