The paper aims to compare the implementation of the XOR logic function using two different CMOS-based circuit design styles — namely CMOS static logic and domino logic with a keeper technique. The study focuses on evaluating these XOR gate implementations in terms of key performance metrics (such as power consumption, delay, transistor count, and overall logic performance) to determine which logic style offers better efficiency and suitability for VLSI designs.