ASIC Implementation of Distributed Arithmetic Based FIR Filter using RNS for High Speed DSP systems
Also Available Domains DSP Core|Xilinx Vivado
Objective
This proposed work aims to implement memory less distributed arithmetic (MLDA) architecture in a finite impulse response filter with a residual number system. Through this design, it enhances the speed of the systems
Abstract
This project presents an efficient implementation of memory less distributed arithmetic (MLDA) architecture in finite impulse response filter with residual number system. The input data and filter coefficients of MLDA are in residue number form and the output data from MLDA is converted into binary form using Chinese remainder theorem.
In addition, compressor adders are used to reduce the area. For real time validation, the proposed design has been simulated and synthesized using Xilinx ISE 14.7.
Keywords: Residual number system, Distributed arithmetic, Finite impulse response, Chinese remainder theorem
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.
Block Diagram
Specifications
Software Requirements:
- Xilinx ISE 14.7
- HDL: Verilog
Hardware Requirements:
- Microsoft® Windows XP
- Intel® Pentium® 4 processor or Pentium 4 equivalent with SSE support
- 512 MB RAM
- 100 MB of available disk space
Learning Outcomes
- Basics of Digital Electronics
- FPGA design Flow
- Introduction to Verilog Coding
- Different modeling styles in Verilog
- Data Flow modeling
- Structural modeling
- Behavioral modeling
- Mixed level modeling
- Introduction to Distributed Arithmetic Circuits
- Role of Distributed arithmetic In Fir Filters
- Introduction to Residue number system
- How high performance is achieved in Residue number system
- How to achieve high speed, Low power and Area efficiency?
- Scope of approximation concept in today’s world
- Applications in real time
- Xilinx ISE 14.7 for design and simulation
- Generation of Netlist
- Solution providing for real time problems
- Project Development Skills:
- Problem Analysis Skills
- Problem Solving Skills
- Logical Skills
- Designing Skills
- Testing Skills
- Debugging Skills
- Presentation Skills
- Thesis Writing Skills
Paper Publishing
Request Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
