Also Available Domains Transistor Logic
To implement clipping functionality that restricts the counter output within predefined upper and lower bounds, avoiding overflow or underflow during operations.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.

Β· Tool Used: Tanner EDA tools for schematic and simulation
Β· Technology Node: 250 CMOS process.
Β· Counter Width: 7-bit
Β· Design Elements: TFF(D), RCA, FA, and DFF with clip logic.
Β· Optimization Goal: Reduce transistor count while ensuring accurate up/down counting with clipping at terminal values.
Β· Developed a deep understanding of digital IMC architectures and energy-efficient neural processing hardware.
Β· Gained practical experience with transistor-level circuit design, logic optimization, and layout synthesis
Β· Understood the trade-offs between area, power, and performance in counter architecture.
Β· Acquired expertise in integrating custom counter logic into BNNs for IMC systems.
Β· Demonstrated proficiency with industry tools (Tanner) and simulation analysis under different process corners.