Also Available Domains Cadence EDA|Transistor Logic|H-Spice|Tanner EDA
Abstract: Multiplier plays an important role in the design of FIR filters in digital signal processors (DSP). In VLSI the multipliers performance speed affects the overall speed of the system. Moreover, multiplication process uses execution time in most of the DSP devices. Hence, high speed is required in multiplier. This paper presents the analysis of a high-speed new adder using Shannon adder. The proposed hybrid adder is implemented in order to achieve higher reduction of power. The circuit simulations are done using Tanner EDA/Cadence/Hspice software. The obtained simulation results exhibit that the proposed structure performance is better in terms of Propagation delay, low power consumption and Power delay product when compared with the advanced technology in CMOS.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.