Analysis of 6T SRAM on Different CMOS Technologies
Objective
The main objective of this project is also to justify the advantageous of lower technology nodes by designing 6T SRAM.
Abstract
In this project, design of 6T SRAM is presented in order to analyze the simulation results in different technology nodes. The main objective of this project is also to justify the advantageous of lower technology nodes. Here also analyzing about the reduction of supply voltages with respect to technology files. This entire schematic of SRAM is simulated in Tanner EDA employing 45nm, 90nm and 180nm technology files.
Keywords: SRAM, Bio medical applications, Low power.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.
Block Diagram
Specifications
Software Requirements:
· Tool: Tanner EDA
· Technology: 45nm, 90nm, 180nm.
Hardware Requirements:
- Microsoft® Windows XP
- Intel® Pentium® 4 processor or Pentium 4 equivalent with SSE support
- 512 MB RAM
- 100 MB of available disk space
Learning Outcomes
· Introduction to Digital Electronics
· Knowledge on MOSFET operation and Characteristics
· Basics of SRAM
· Advantages & Applications
· Tool learning in Tanner EDA
· Transistor level design of proposed block diagram
· Analysis of circuit and simulation results
· Scope of SRAM in today’s world
Paper Publishing
Request Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
