An Ultra-Efficient 16-bit Approximate Multiplier with Error Compensation for Error-Resilient Applications
Objective
The objective of “An Ultra?Efficient 16?bit Approximate Multiplier with Error Compensation for Error?Resilient Applications” is to design an approximate multiplier that significantly improves hardware efficiency—reducing power, delay, and energy?delay product—by treating the least significant portion of the product as a constant compensation term and integrating a low?complexity error compensation module to maintain high accuracy for error?tolerant tasks such as neural networks and image processing, achieving a strong hardware?accuracy trade?off compared to exact and existing approximate designs
Demo Video
Request for Video
Paper PublishingRequest Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
