An Efficient VLSI Architecture for Convolution Based DWT using MAC

Also Available Domains DSP Core|Xilinx Vivado

Project Code :TVMATO561

Objective

This paper proposes the floating point multiply accumulate circuit (MAC) based 1D/2D-DWT, where the MAC is used to find the outputs of high/low pass FIR filters.

Abstract

The modern real time applications related to image processing and etc., demand high performance discrete wavelet transform (DWT). This paper proposes the floating point multiply accumulate circuit (MAC) based 1D/2D-DWT, where the MAC is used to find the outputs of high/low pass FIR filters. The proposed technique is implemented with 45 nm CMOS technology and the results are compared with various existing techniques. The proposed 8 x 8-point floating point 2-levels 2D-DWT achieves 27.6% and 83.7% of reduction in total area and net power respectively as compared with existing DWT.

NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.

Block Diagram

Specifications

24/7 Support, Ticketing System, Voice Conference, Video On Demand, Remote Connectivity, Code Customization, Customization, Live Chat Support, Toll Free Support

Learning Outcomes

Basics of Digital Electronics and Verilog HDL

Demo Video

mail-banner
call-banner
contact-banner
Request Video

Related Projects

Final year projects