An Analysis Of DCM-based True Random Number Generator

Also Available Domains Cadence EDA|Xilinx Vivado|Xilinx ISE

Project Code :TVMAFE48

Objective

A TRNG (True Random Number Generator) using DCM blocks of a Xilinx FPGA has advantages of minimal usage of logic elements and tunability of clock frequencies to search for better randomness

Abstract

A TRNG (True Random Number Generator) using DCM blocks of a Xilinx FPGA has advantages of minimal usage of logic elements and tunability of clock frequencies to search for better randomness. Its operating principle is Beat Frequency Detection, which uses the LSBs of a counter that counts the number of successive logic-ones captured by a D flip-flop. In this paper, we evaluate the DCM-based TRNG with 100 frequency pairs. The findings of this work include that (1) only 12 frequency pairs passed the diehard statistical tests when three LSBs were extracted as directed in the previous work, (2) the value of the counter exhibits biphasic histograms, (3) small counter values show less uncertainty, and (4) the number of frequency pairs that passed the tests was doubled to 24 by extracting only one LSB from small counter values, with a 16.9% reduction in the generation rate.

NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.