A Very Compact CMOS Analog Multiplier for Application In CNN Synapses
Also Available Domains Cadence EDA|Tanner EDA
Project Code :TVPGTO455
Objective
As a application for analog cellular neural networks here in this work paper we propose CMOS analog multiplier architecture.
Abstract
This work presents a CMOS analog multiplier architecture for application as the synapse in analog cellular neural networks. The circuit comprises two voltage-mode inputs and a current-mode output. Simulated performance features obtained from a circuit design in CMOS 130 nm technology include: +100 mV input voltage range, 23 ΞΌW static power, -32 dB maximum total harmonic distortion and -3 dB bandwidth of 51.2 kHz. The active area totalizes only 40 ΞΌm2.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.
Block Diagram
Specifications
24/7 Support, Ticketing System, Voice Conference, Video On Demand, Remote Connectivity, Code Customization, Customization, Live Chat Support, Toll Free Support
Learning Outcomes
Basics of electronics and Verilog.
Related Topics
Paper Publishing
Request Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh β 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
