A Reliable Low Standby Power 10T SRAM Cell with Expanded Static Noise Margins

Also Available Domains Core Memories|Tanner EDA|Cadence EDA

Project Code :TVMATO1018

Objective

The main objective of this paper is to implement LP10TSRAM in order to achieve lesser power dissipation.

Demo Video

https://youtu.be/DRILSCjy43E?si=2HiELe_rumhRU-vz

Related Projects

Final year projects