A Reliable Low Standby Power 10T SRAM Cell with Expanded Static Noise Margins
Also Available Domains Core Memories|Tanner EDA|Cadence EDA
Project Code :TVMATO1018
Objective
The main objective of this paper is to implement LP10TSRAM in order to achieve lesser power dissipation.
Demo Video
https://youtu.be/DRILSCjy43E?si=2HiELe_rumhRU-vz
Request for Video
Related Topics
Paper PublishingRequest Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
