A Novel Architecture for Multiplier and Accumulator Unit by using Parallel Prefix Adders
Also Available Domains Arithmetic Core|Xilinx Vivado
Objective
The main objective of this project is to implement the high performance MAC unit by using dadda multiplier and high speed adders like Parallel prefix adders.
Abstract
The most widely used operation in digital signal processing is Multiply and Accumulate (MAC) unit, it performs both multiplication and addition. The area occupied by the MAC unit and the power consumed will largely affect the performance and speed of the electronic system. In this paper we are implementing MAC unit by using parallel prefix adder, this adder is the high-speed adder to improve the speed of MAC unit and multiplication purpose. In this design Dadda multiplier with Han-Carlson adder is proposed. This MAC unit is designed by using Verilog HDL, as well as synthesized and simulated using Xilinx ISE 14.7.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.
Block Diagram
Specifications
Software Requirements:
- Xilinx ISE 14.7 version Tool
- HDL: Verilog
Hardware Requirements:
- Microsoft® Windows XP
- Intel® Pentium® 4 processor or Pentium 4 equivalent with SSE support
- 512 MB RAM
- 100 MB of available disk space
Learning Outcomes
- Basics of Digital Electronics
- VLSI design Flow
- Introduction to Verilog Coding
- Different modeling styles in Verilog
- Data Flow modeling
- Structural modeling
- Behavioral modeling
- Mixed level modeling
- Introduction to DSP
- Knowledge on MAC unit
- Different parallel prefix adders
- Knowledge on array multiplier and Dadda multiplier
- Study on various adders
- Applications in real time
- Xilinx ISE 14.7 for design and simulation
- Generation of Netlist
- Solution providing for real time problems
- Project Development Skills:
- Problem Analysis Skills
- Problem Solving Skills
- Logical Skills
- Designing Skills
- Testing Skills
- Debugging Skills
- Presentation Skills
- Thesis Writing Skills
Demo Video
Request for Video
Paper PublishingRequest Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
