Also Available Domains Transistor Logic|Tanner EDA|Cadence EDA
The main objective of this work is to achieve the high throughput of Random number generation and make the system to be energy efficient. The proposed circuit is designed in a standard 45 nm 1.2 V CMOS process to perform the True random number generation.
Generator
Abstract:
Oscillator-based elementary true random number generator (TRNG) design is proposed to minimize the power wasted by the superfluous oscillations. Random bits are extracted from both phases of the slow ROs to increase the throughput and the fast RO is activated only during the narrow transition time difference between two symmetrically designed slow ROs. The slow jittery ROs are implemented using current starved inverters biased in the weak inversion region to reduce their power consumption. Their jitter amplitudes are increased by lowering the Oscillation frequency and reducing the drain current of the transistors. The narrow jittery pulse generated by the differential pair of slow ROs is quantized by the fastest three-stage RO. Two random bits from each phase of the jittery ROs can be extracted by using a gigahertz dynamic toggled D flip-flop counter to count the number of oscillatory cycles of the fast RO. The proposed TRNG is fabricated in a standard 45 nm 1.2 V CMOS process.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.

Software & Hardware Requirements
· Tanner EDA
· Technology files: 45nm
Hardware Requirements:
· Microsoft® Windows XP
· Intel® Pentium® 4 processor or Pentium 4 equivalent with SSE support
· 512 MB RAM
· 100 MB of available disk space
Learning Outcomes: