A Low-Power Low-Voltage Binary Search Analog-to-Digital Converter
Also Available Domains Low Power VLSI
Objective
The objective of this project is to design and implement a low-power, low-voltage binary search analog-to-digital converter (ADC) for energy-efficient signal conversion applications. It focuses on achieving high-speed and accurate digital output while minimizing power consumption and operating voltage. The design will be simulated and analyzed to evaluate key performance metrics such as resolution, conversion time, linearity, and power efficiency. Comparative analysis may be conducted to highlight improvements over conventional ADC designs. The overall goal is to develop a compact, high-performance, and low-power ADC suitable for modern portable and low-energy electronic systems.
Abstract
This work presents the design and analysis of a low-power, low-voltage binary-search analog-to-digital converter (ADC), also known as a successive-approximation-type ADC. The proposed ADC is optimized for energy efficiency and minimal supply voltage, making it suitable for battery-powered and portable applications such as sensor nodes and IoT devices. The architecture leverages a binary-search (i.e., successive-approximation) algorithm, using a capacitive DAC, dynamic comparator, and efficient decision logic to minimize switching energy. The converter is implemented in a standard CMOS technology (e.g., 90 nm / 65 nm / chosen node), and simulated under low supply voltage conditions (e.g., ~1 V or lower) to evaluate its performance. Through transient, noise, and corner-case simulations, we assess key metrics such as power consumption, conversion speed (sampling rate), linearity (INL, DNL), signal-to-noise ratio (SNR), and effective number of bits (ENOB). The results demonstrate that the proposed ADC achieves competitive resolution with sub-µW power dissipation, thereby providing a practical solution for power-constrained, low-voltage systems.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.
Specifications
ADC Architecture
Binary-search / Successive Approximation (SAR) style
Resolution
e.g., 8-bit or 10-bit (depending on design)
Supply Voltage (VDD)
Low-voltage mode, e.g., 0.8 V–1.2 V (or as per technology)
Sampling Rate
Moderate — e.g., 1 MS/s or more, depending on use-case
DAC Type
Capacitive DAC (CDAC) for binary-weighted voltages
Comparator Type
Low-power, dynamic comparator (e.g., latch-based)
Control / Logic
Successive-approximation register (SAR) logic to do binary search
Power Consumption
Very low: target in µW or tens of µW for core converter
Switching Strategy
Optimized switching to reduce DAC energy (e.g., bottom-plate switching) (MDPI)
Linearity
Low integral non-linearity (INL) and differential non-linearity (DNL), e.g., ±0.5 LSB or better
Noise Performance
High SNR; ENOB close to nominal resolution (depends on comparator noise)
Figure-of-Merit (FoM)
Energy per conversion step target (e.g., fJ / conv-step) — depends on sampling rate & power
Technology / Process
CMOS process node (to be specified, e.g., 65 nm, 130 nm, etc.)
Area / Layout Constraints
Compact layout; minimized capacitor array, small comparator
Learning Outcomes
· Understanding principles of ternary (multi-valued) logic systems
· Ability to design combinational and sequential ternary logic circuits
· Knowledge of ternary logic gates (AND, OR, NOT, XOR) and their operation
· Skills in designing ternary arithmetic units (adders, subtractors)
· Experience with ternary sequential circuits such as flip-flops and counters
· Understanding voltage-level management and restoration in ternary circuits
· Ability to analyze trade-offs between power, speed, and circuit complexity
· Practical experience in simulation and waveform analysis for ternary systems
· Insight into low-power, high-density VLSI design using multi-valued logic
Paper Publishing
Request Call Back
Would you like to receive a free callback now?
Choose the best time for callback:
Leave your message and we will contact you as soon as possible
6-2-85/B, Old Maternity Hospital Road, Thyagaraja Nagar, Tirupati, Andhra Pradesh – 517501
+91 9030333433
+91 9393939065
0877-2261612
Disclaimer - Takeoff Edu Group Projects are not associated or affiliated with IEEE in any way. The IEEE Projects mentioned here are mentioned in the context of student projects, whose ideas are derived from IEEE publications, not projects of or by IEEE.
