Also Available Domains Design for Testability|Xilinx Vivado
The main objective of this project is to reduce the high power dissipation in scan-based logic built-in self-test. The proposed method modifies pseudo-random patterns generated by an embedded test pattern generator (TPG)
In this project, a novel Scan-Based Logic Built-In Self-Test (LBIST) is proposed and it can be used to control the scan-shift power to an arbitrary level. High power consumption in LBIST, is a crucial issue that can cause over-testing, reliability degradation, chip damage. The proposed method modifies pseudo-random patterns generated by an embedded test pattern generator (TPG) so that the modified patterns have the specific toggle rate without sacrificing fault coverage and test time. The effectiveness of the proposed method is designed using Xilinx ISE 14.7.
Keywords: Built-In-Self-Test (BIST), Linear Feedback Shift Register (LFSR), Test Pattern Generator, Scan design
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.

Software Requirements:
Hardware Requirements: