In this letter, a DEC solution for 32 data bit words based on DS codes combined with SEC-DED codes is proposed and evaluated.
There has been recent interest on designing Double Error Correction (DEC) codes for 32-bit data words that support fast decoding as they can be useful to protect memories. To that end, solutions based on Orthogonal Latin Square codes have been recently presented that achieve fast decoding but require a large number of parity check bits. In this letter, a DEC code derived from Difference Set codes is presented. The proposed code is able to reduce the number of parity check bits needed at the cost of a slightly more complex decoding. Therefore, it provides memory designers with an additional option that can be useful when making trade-offs between memory size and speed.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.

