A 4096-Point Radix-4 Memory-Based FFT using DSP Slices

Also Available Domains DSP Core|Xilinx ISE

Project Code :TVMATO557

Objective

This brief presents a novel 4096-point radix-4 memory based fast Fourier transform (FFT). The proposed design follows a conflict-free strategy that only needs a complete memory of size N and a few additional multiplexers.

Abstract

This brief presents a novel 4096-point radix-4 memory-based fast Fourier transform (FFT). The proposed architecture follows a conflict-free strategy that only requires a total memory of size N and a few additional multiplexers. The control is also simple, as it is generated directly from the bits of a counter. Apart from the low complexity, the FFT has been implemented on a Virtex-5 field programmable gate array (FPGA) using DSP slices. The goal has been to reduce the use of distributed logic, which is scarce in the target FPGA. With this purpose, most of the hardware has been implemented in DSP48E. As a result, the proposed FPGA is efficient in terms of hardware resources, as is shown by the experimental results.


NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.

Block Diagram

Specifications

24/7 Support, Ticketing System, Voice Conference, Video On Demand, Remote Connectivity, Code Customization, Customization, Live Chat Support, Toll Free Support


Learning Outcomes

Basics of Digital Electronics

Demo Video

mail-banner
call-banner
contact-banner
Request Video