Floating point arithmetic is a common operation in advance Digital Signal Processing (DSP) applications. This paper explains a 64-bit binary Floating Point Multiplier (FPM) architecture for square root arithmetic.
Floating point arithmetic is a common operation in advance Digital Signal Processing (DSP) applications. This paper explains a 64-bit binary Floating Point Multiplier (FPM) architecture for square root arithmetic.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.

Software Requirements:
· Xilinx ISE14.7 Suite/Vivado2018.3 Tool.
· HDL: Verilog.
Hardware Requirements:
· Microsoft® Windows XP.
· Intel® Pentium® 4 processor or Pentium 4 equivalent with SSE support.
· 512 MB RAM.
· 100 MB of available disk space.
o Data Flow modeling.
o Structural modeling.
o Behavioral modeling.
o Mixed level modeling.
· Xilinx ISE 14.7 Suite/Vivado2018.3 for design and simulation.
· Generation of Netlist.
· Solution providing for real time problems.
· Project Development Skills:
o Problem Analysis Skills.
o Problem Solving Skills.
o Logical Skills.
o Designing Skills.
o Testing Skills.
o Debugging Skills.
o Presentation Skills.
o Thesis Writing Skills.