Also Available Domains Tanner EDA
The main aim of this project is to present a Low-Power Power-on-Reset circuit based on the reference of current.
In this brief, an accurate low-power power-on-reset circuit is proposed. In order to get an accurate trip-voltage with little overhead, a low-power architecture based on current reference and current comparator is proposed. The reference current in the proposed power-on-reset circuit is mainly provided by the sub-threshold current of several native NMOS transistors, and a stable hysteresis window can be obtained by adjusting the number of enabled native NMOS transistors. This entire schematic is simulated in Cadence Virtuoso employing GPDK 45nm library file.
NOTE: Without the concern of our team, please don't submit to the college. This Abstract varies based on student requirements.
Specifications:
o Types of Transistors
o Logic Gates using Transistors
o Pull Up and Pull Down networks
o Importance of Transistors
· Project Development Skills:
o Problem Analysis Skills
o Problem Solving Skills
o Logical Skills
o Designing Skills
o Testing Skills
o Debugging Skills
o Presentation skills
o Thesis Writing Skills