Mtech/ME Vlsi FPGA Projects

Final year Vlsi FPGA Projects For Mtech Students.Get the list of Vlsi FPGA Projects For Mtech Students.We will give guidelines about the projects,so students will get the real time knowledge and how to do the projects in a correct manner

Download Titles
1 High Performance Parallel Decimal Multipliers Using Hybrid BCD Codes
2 A Low Error Energy-Efficient Fixed-Width Booth Multiplier with Sign-Digit-Based Conditional Probability Estimation
3 A Slack-based Approach to Efficiently Deploy Radix 8 Booth Multipliers
4 Dual-Quality 4:2 Compressors for Utilizing in Dynamic Accuracy Configurable Multipliers
5 Design of Power and Area Efficient Approximate Multipliersc
6 Design of Approximate Radix-4 Booth Multipliers for Error-Tolerant Computing
7 Design And Synthesis Of Combinational Circuits Using Reversible Decoder In Xilinx
8 Majority Logic Formulations for Parallel Adder Designs at Reduced Delay and Circuit Complexity
9 A Residue-to-Binary Converter for the Extended Four-Moduli Set {2n− 1, 2n+ 1, 22n+ 1, 22n+p}
10 Fast Energy Efficient Radix-16 Sequential Multiplier
11 DSP48E Efficient Floating Point Multiplier Architectures on FPGA
12 Energy-Efficient VLSI Realization of Binary64 Division With Redundant Number Systems
13 Majority-Logic-Optimized Parallel Prefix Carry Look-Ahead Adder Families Using Adiabatic Quantum-Flux-Parametron Logic
14 Sign-Magnitude Encoding for Efficient VLSI Realization of Decimal Multiplication
15 Design and Analysis of Multiplier Using Approximate 15-4 Compressor
16 Energy-Efficient Approximate Multiplier Design usingBit Significance-Driven Logic Compression
17 High-Speed and Low-Power VLSI-Architecture for Inexact Speculative Adder
18 Improved 64-bit Radix-16 Booth Multiplier Based on Partial Product Array Height Reduction
19 Multi-operand logarithmic addition/subtraction based on Fractional Normalization
20 On the Implementation of Computation-in-Memory Parallel Adder
21 Optimal Design of Reversible Parity Preserving New Full Adder / Full Subtractor
22 Probabilistic Error Analysis of Approximate Recursive Multipliers
23 RAP-CLA: A Reconfigurable Approximate Carry Look-Ahead Adder
24 RoBA Multiplier: A Rounding-Based Approximate Multiplier for High-Speed yet Energy-Efficient Digital Signal Processing
25 Comparative study of 16-order FIR filter design using different multiplication techniques
26 An Optimised 3x3 Shift and Add Multiplier on FPGA
27 Optimization of Constant Matrix Multiplication with Low Power and High Throughput
28 Realization of a hardware generator for the Sum of Absolute Difference component
29 A Structured Visual approach to GALS Modellingand Verification of Communication Circuits
30 A Novel Data Format for Approximate Arithmetic Computing
31 Automatic Generation of Farmally Prover temper resistant Galioes field multiplier based on generalized masking scheme
32 Area-Efficient Architecture for Dual-Mode DoublePrecision Floating Point Division
33 DLAU: A Scalable Deep Learning Accelerator Uniton FPGA
34 Reconfigurable Constant Multiplication for FPGAs
35 Hybrid Hardware/Software Floating-Point Implementations for Optimized Area and Throughput Tradeoffs
36 Digit-Level Serial-In Parallel-Out Multiplier Using Redundant Representation for a Class of Finite Fields
37 Efficient Designs of Multi ported Memory on FPGA
38 Two Approximate Voting Schemes for Reliable Computing
39 On the VLSI Energy Complexityof LDPC Decoder Circuits
40 Two-Extra-Column Trellis Min–Max Decoder Architecture for Nonbinary LDPC Codes
41 A Memory-Based FFT Processor Design With Generalized Efficient Conflict-Free Address Schemes
42 A 4096-Point Radix-4 Memory-Based FFT Using DSP Slices
43 Low-Power Scan-Based Built-In Self-Test Based on Weighted Pseudorandom Test Pattern Generation and Reseeding
44 Scalable Approach for Power Droop Reduction During Scan-Based Logic BIST
Call us : (+91) 9030333433 / 08772261612
Mail us :
Mail us :