Certificate Verification        Student Ambassador          Quick Pay        Request For Enquiry
Sell Your Project      Apply for franchise          
  • 0877-2261612       
  • +91-9030 333 433
  • +91-9966 062 884
Back End Major Projects
Sl.No Project Code
Low Power VLSI Projects
Action
1 TVMABE04 Low-power And Fast Full Adder By Exploring New XOR And XNOR Gates View Details
2 TVMABE22 A 12t Low-power Standard-cell Based SRAM Circuit For Ultra-low-voltage Operations View Details
3 TVMABE27 Analysis Of Adiabatic Flip-flops For Ultra Low Power Applications View Details
4 TVMABE13 Parametric And Functional Degradation Analysis Of Complete 14-nm FinFET SRAM View Details
5 TVMABE16 Power Efficient And Reliable Nonvolatile TCAM With Hi-PFO And Semi-complementary Driver View Details
6 TVMABE38 Design Of Low Power ECRL Based Power Gated 4:2 Compressor View Details
7 TVMABE08 Design Of Area Efficient And Low Power 4-bit Multiplier Based On Full- Swing GDI Technique View Details
8 TVMABE32 Power Reduction In Domino Logic Using Clock Gating In 16nm CMOS Technology View Details
9 TVMABE36 Design Of Area Efficient And Low Power 4-bit Multiplier Based On Full Swing GDI Technique View Details
Back End Major Projects
Sl.No Project Code
Transistor Logic Projects
Action
1 TVMABE01 Design Of Area-efficient And Highly Reliable Rhbd 10t Memory Cell For Aerospace Applications View Details
2 TVMABE19 Energy Efficient Single-ended 6T SRAM For Multimedia Applications View Details
3 TVMABE28 Analysis Of Adiabatic Flip-flops For Ultra Low Power Applications View Details
4 TVMABE03 Low-power And Fast Full Adder By Exploring New XOR And XNOR Gates View Details
5 TVMABE10 Designing Efficient Circuits Based On Runtime-reconfigurable Field-effect Transistors View Details
6 TVMABE20 Hybrid Logical Effort For Hybrid Logic Style Full Adders In Multistage Structures View Details
7 TVMABE30 Power-delay-product, Area And Threshold-loss Analysis Of CMOS Full Adder Circuits View Details
8 TVMABE05 A Very Compact CMOS Analog Multiplier For Application In CNN Synapses View Details
9 TVMABE14 Parametric And Functional Degradation Analysis Of Complete 14-nm FinFET SRAM View Details
10 TVMABE25 Analysis Of 1- Bit Full Adder Using Different Techniques In Cadence 45nm Technology View Details
11 TVMABE07 Counter Based Low Power, Low Latency Wallace Tree Multiplier Using GDI Technique For On-chip Digital Filter Applications View Details
12 TVMABE18 A 7t Security Oriented SRAM Bitcell View Details
13 TVMABE09 Design Of Area Efficient And Low Power 4-bit Multiplier Based On Full- Swing GDI Technique View Details
14 TVMABE39 Low Power Approximate Unsigned Divider Design Using Gate Diffusion Input Logic View Details
15 TVMABE41 Design Of Swing Dependent XOR-XNOR Gates Based Hybrid Full Adder View Details
16 TVMABE33 Power Reduction In Domino Logic Using Clock Gating In 16nm CMOS Technology View Details
17 TVMABE37 Power Efficient Design Of Adiabatic Approach For Low Power VLSI Circuits View Details
18 TVMABE26 Seda - Single Exact Dual Approximate Adders For Approximate Processors View Details
Back End Major Projects
Sl.No Project Code
Cadence Oriented Projects
Action
1 TVMABE02 Design Of Area-efficient And Highly Reliable Rhbd 10t Memory Cell For Aerospace Applications View Details
2 TVMABE15 Power Efficient And Reliable Nonvolatile TCAM With Hi-PFO And Semi-complementary Driver View Details
3 TVMABE29 Power-delay-product, Area And Threshold-loss Analysis Of CMOS Full Adder Circuits View Details
4 TVMABE06 A Very Compact CMOS Analog Multiplier For Application In CNN Synapses View Details
5 TVMABE11 Designing Efficient Circuits Based On Runtime-reconfigurable Field-effect Transistors View Details
6 TVMABE21 A 12t Low-power Standard-cell Based SRAM Circuit For Ultra-low-voltage Operations View Details
7 TVMABE12 Parametric And Functional Degradation Analysis Of Complete 14-nm FinFET SRAM View Details
8 TVMABE24 Analysis Of 1- Bit Full Adder Using Different Techniques In Cadence 45nm Technology View Details
9 TVMABE40 Design Of Swing Dependent XOR-XNOR Gates Based Hybrid Full Adder View Details
10 TVMABE31 Power Reduction In FinFET Half Adder Using SVL Technique In 32nm Technology View Details
11 TVMABE34 Delay Optimization Of 4-bit ALU Designed In FS-GDI Technique View Details
12 TVMABE35 Design Of Area Efficient And Low Power 4-bit Multiplier Based On Full Swing GDI Technique View Details
13 TVMABE17 A 7t Security Oriented SRAM Bitcell View Details
Call us : (+91) 9030333433 / 08772261612
Mail us : takeoffstudentprojects@gmail.com
Mail us : info@takeoffprojects.com