Certificate Verification        Student Ambassador          Quick Pay        Request For Enquiry
Sell Your Project      Apply for franchise          
  • 0877-2261612       
  • +91-9030 333 433
  • +91-9966 062 884

An Efficient Design Of 16 Bit MAC Unit Using Vedic Mathematics

AN EFFICIENT DESIGN OF 16 BIT MAC UNIT USING VEDIC MATHEMATICS

  • Project Code :
  • TVMAFE52
  • .
Download Project Document / Synopsis

AN EFFICIENT DESIGN OF 16 BIT MAC UNIT USING VEDIC MATHEMATICS

Multiply and Accumulate (MAC) is one of the primary operations used widely in signal-processing and other applications. Multiplier is the fundamental component of Digital Signal Processors (DSP's).Its parameters such as power, LUT utilization and delay decides the performance of a DSP. So, there is a need to design a power and delay efficient multiplier. In this paper, a 16-bit MAC unit is designed using an 8-bit vedic multiplier and carry-save adder. A comparison with the existing 8-bit vedic multiplier using Square-Root (SQR) Carry-Select Adder (CSLA) is presented. It is compared with a conventional array-multiplier. The entire design is implemented in Verilog HDL. Synthesis and simulations were done using Xilinx ISE Design Suite 14.5 and Vivado 2018.2. The proposed design achieves significant improvement in area and delay. In addition, a reduction in power around 9.5% is achieve

innovative
innovative Request Video

Package Features

  • 24/7 Support
  • Ticketing System
  • Voice Conference
  • Video On Demand
  • Remote Connectivity
  • Code Customization
  • Customization
  • Live Chat Support
  • Toll Free Support

Includes

  • Complete Source Code
  • Complete Documentation
  • Complete Presentation Slides
  • Flow Diagram
  • Screenshots
  • Execution Procedure
  • Read me File
  • Video Tutorials

Leave Your Comment!

Your email address will not be published. Required fields are marked *

Call us : (+91) 9030333433 / 08772261612
Mail us : takeoffstudentprojects@gmail.com
Mail us : info@takeoffprojects.com