Certificate Verification        Student Ambassador          Quick Pay        Request For Enquiry
Sell Your Project      Apply for franchise          
  • 0877-2261612       
  • +91-9030 333 433
  • +91-9966 062 884

Design Of Area Efficient And Low Power 4-bit Multiplier Based On Full- Swing GDI Technique

DESIGN OF AREA EFFICIENT AND LOW POWER 4-BIT MULTIPLIER BASED ON FULL- SWING GDI TECHNIQUE

  • Project Code :
  • TVMABE09
  • .
Download Project Document / Synopsis

DESIGN OF AREA EFFICIENT AND LOW POWER 4-BIT MULTIPLIER BASED ON FULL- SWING GDI TECHNIQUE

This paper presents a design of 4-bit multiplier using full adder cell based on full swing gate diffusion input technique. The proposed adder design consists of 18 transistors and compared with different logic styles for full adders through cadence virtuoso simulation based on TSMC 65nm models at a supply voltage of 1v and frequency 250MHz. The csimulation results showed that the proposed full adder design dissipates low power while improving the area and provides full swing output voltage among all the designs taken for comparison. The proposed full adder used to design Array, Barun and Baugh Wooley multipliers, Energy and Transistor count of these multipliers improved compared to CMOS.

innovative
innovative Request Video

Package Features

  • 24/7 Support
  • Ticketing System
  • Voice Conference
  • Video On Demand
  • Remote Connectivity
  • Code Customization
  • Customization
  • Live Chat Support
  • Toll Free Support

Includes

  • Complete Source Code
  • Complete Documentation
  • Complete Presentation Slides
  • Flow Diagram
  • Screenshots
  • Execution Procedure
  • Readme File
  • Video Tutorials

Leave Your Comment!

Your email address will not be published. Required fields are marked *

Call us : (+91) 9030333433 / 08772261612
Mail us : takeoffstudentprojects@gmail.com
Mail us : info@takeoffprojects.com